AI & ChatGPT searches , social queriess for RDRAND
Search references for RDRAND. Phrases containing RDRAND
See searches and references containing RDRAND!
Search references for RDRAND. Phrases containing RDRAND
See searches and references containing RDRAND!RDRAND
Computer instruction for returning hardware-generated random numbers
RDRAND (for "read random") is an instruction for returning random numbers from an Intel on-chip hardware random number generator which has been seeded
RDRAND
AMD-V, AES, CLMUL, AVX, AVX2, XOP, FMA3, FMA4, F16C, ABM, BMI1, BMI2, TBM, RDRAND, Turbo Core Single- or dual-channel DDR3 or DDR4 memory controller Third
List of AMD processors with 3D graphics
List_of_AMD_processors_with_3D_graphics
Creating sequence of numbers that cannot be predicted
in Linux, it is seen as unacceptable to use Intel's RDRAND hardware RNG without mixing in the RDRAND output with other sources of entropy to counteract
Random_number_generation
Random number generator
include their own high-speed hardware random number generators such as RDRAND. Instead, the data from the lava lamps is a secondary, independent source
Lavarand
Upcoming microprocessor family by Intel
SSE3, SSSE3, SSE4.1, SSE4.2, AVX, AVX2, AVX10.2, APX, AES-NI, SHA-NI, RDRAND, SM3, SM4, VT-x, VT-d Products, models, variants Brand name Core Ultra History
Nova_Lake_(microprocessor)
Instruction set extensions accelerating AES operations
Extensions (AVX) CLMUL instruction set FMA instruction set (FMA3, FMA4) RDRAND The instruction computes 4 parallel subexpressions of AES key expansion
AES_instruction_set
64-bit extension of x86 architecture
extensions not concerned with general-purpose computation, including AES-NI and RDRAND, are excluded from the level requirements. On most recent x86_64 Linux distributions
X86-64
CPU microarchitecture by Intel
transistors on Intel's 32 nm process. A new pseudorandom number generator and the RDRAND instruction, codenamed Bull Mountain. The mobile and desktop Ivy Bridge
Ivy Bridge (microarchitecture)
Ivy_Bridge_(microarchitecture)
Type of random number generator
metal. Mitigations include persisting a seed file across reboots, using RDRAND / RDSEED instructions where available, and querying a virtual hardware RNG
Non-physical true random number generator
Non-physical_true_random_number_generator
Brand of discontinued microprocessors produced by Intel
Boost, Intel vPro, Hyper-Threading are not available. Supports AES-NI and RDRAND. Integrated graphics are provided by Intel HD Graphics 510, utilizing a
Pentium
Intel microprocessor series released in 2026
x86-64 Extensions SSE4, AVX, AVX2, AVX-VNNI, AVX-IFMA AES-NI, SHA-NI, RDRAND, SM3, SM4 VT-x, VT-d P-core architecture Cougar Cove (P-cores) E-core architecture
Panther_Lake_(microprocessor)
AMD-V, AES, CLMUL, AVX, AVX2, XOP, FMA3, FMA4, F16C, ABM, BMI1, BMI2, TBM, RDRAND, Turbo Core Dual-channel DDR3 or DDR4 memory controller Boxed part with
List_of_AMD_Athlon_processors
Probabilistic problem-solving algorithm
tested cryptographically secure pseudorandom numbers generated via Intel's RDRAND instruction set, as compared to those derived from algorithms, like the
Monte_Carlo_method
CPU microarchitecture
instruction set Supports Intel AESNI and PCLMUL instructions Supports Intel RDRAND and RDSEED instructions Supports Intel SHA extensions Supports Intel MPX
Goldmont_Plus
Microarchitecture by AMD
Excavator added hardware support for new instructions such as AVX2, BMI2 and RDRAND. Excavator is designed using High Density (aka "Thin") Libraries normally
Excavator_(microarchitecture)
Brand of microprocessors
SSE4.1, SSE4.2, AVX, AVX2, AVX-512 with Zen 4, FMA3, CVT16/F16C, ABM, BMI1, BMI2 AES, CLMUL, RDRAND, SHA, SME AMD-V, AMD-Vi History Predecessor Opteron
Threadripper
round keys used with the AESENC, AESENCLAST or AESDECLAST instructions. The RDRAND and RDSEED instructions may fail to obtain and return a random number if
List of x86 cryptographic instructions
List_of_x86_cryptographic_instructions
Intel microprocessor, released in 2024
SSE4.2 AVX, AVX2, FMA3, AVX-VNNI, AVX-IFMA, TSX VT-x, VT-d AES-NI, SHA, RDRAND E-core architecture Crestmont Cores Peak core clock Up to 3.2 GHz E-core
Sierra_Forest
Cryptographic device
material in lava lamps) List of random number generators Lottery machine RDRAND Trusted Platform Module Turan et al. 2018, p. 64. Schindler 2009, p. 7.
Hardware random number generator
Hardware_random_number_generator
Intel microprocessor released in 2021
Instruction set x86 Instructions x86-16, IA-32, x86-64 Extensions AES-NI, CLMUL, RDRAND, SHA, TXT MMX, SSE, SSE2, SSE3, SSSE3, SSE4, SSE4.1, SSE4.2 AVX, AVX2, AVX-512
Rocket_Lake
Trusted execution environment subsystem that runs on AMD microprocessors
manufacturing. The PSP also provides a random number generator for the RDRAND instruction and provides TPM services. The OEM/ODM can OTP fuse its public
AMD Platform Security Processor
AMD_Platform_Security_Processor
/dev/random – Unix-like systems CryptGenRandom – Microsoft Windows Fortuna RDRAND instructions (called Intel Secure Key by Intel), available in Intel x86
List of random number generators
List_of_random_number_generators
provided. When using the HotSpot JVM OpenSSL RDRAND support is provided through the ENGINE interface. The RDRAND generator is not used by default. Based on
Comparison of cryptography libraries
Comparison_of_cryptography_libraries
Family of instruction set architectures
SSE2, NX bit, SMT, SSE3, SSSE3, SSE4, SSE4.2, AES-NI, CLMUL, SM3, SM4, RDRAND, SHA, MPX, SME, SGX, XOP, F16C, ADX, BMI, FMA, AVX, AVX2, AVX-VNNI, AVX-IFMA
X86
Eighth-generation Intel Core microprocessor family
Instruction set x86-64 Instructions x86-64 Extensions MMX, AES-NI, CLMUL, FMA3, RDRAND SSE, SSE2, SSE3, SSSE3, SSE4, SSE4.1, SSE4.2 AVX, AVX2, TXT, TSX, SGX VT-x
Coffee_Lake
Instructions for the x86 microprocessors
PadLock (2003) AES-NI (2008); ARMv8 also has AES instructions CLMUL (2010) RDRAND (2012) SHA (2013) MPX (2015) SGX (2015) TDX (2021) Transactional memory
Advanced_Vector_Extensions
AMD brand for microprocessors
AVX2, AVX-512 with Zen 4, FMA3, CVT16/F16C, ABM, BMI1, BMI2 AES, CLMUL, RDRAND, SHA, SME AMD-V, AMD-Vi Variants Threadripper (high-end desktop and workstation)
Ryzen
Computing concept
enabled on motherboard Entropy from UEFI interface (if booted from UEFI) RDRAND CPU instruction if available Hardware system clock (RTC) OEM0 ACPI table
Entropy_(computing)
CPU microarchitecture by Intel
(previously known as 10ESF) Instruction set x86, x86-64 Extensions AES-NI, CLMUL, RDRAND, SHA, TXT, MMX, SSE, SSE2, SSE3, SSSE3, SSE4, SSE4.1, SSE4.2, AVX, AVX2
Golden_Cove
Extensions to the x86 instruction set architecture
PadLock (2003) AES-NI (2008); ARMv8 also has AES instructions CLMUL (2010) RDRAND (2012) SHA (2013) MPX (2015) SGX (2015) TDX (2021) Transactional memory
Advanced_Matrix_Extensions
AMD-V, AES, CLMUL, AVX, AVX2, XOP, FMA3, FMA4, F16C, ABM, BMI1, BMI2, TBM, RDRAND Two or Four CPU cores based on the Excavator microarchitecture L1 Cache:
List of AMD Opteron processors
List_of_AMD_Opteron_processors
6th generation Xeon x86 server processors designed by Intel, released in 2024
architecture Instructions set x86 Instructions x86-64 Extensions AES-NI CLMUL RDRAND SHA TXT MMX SSE SSE2 SSE3 SSSE3 SSE4 SSE4.1 SSE4.2 AVX AVX2 AVX-512 AVX-VNNI
Granite_Rapids
Line of Intel microprocessors released in 2022
(E-cores) Instruction set x86 Instructions x86-64 Extensions AES-NI, CLMUL, RDRAND, MMX, SSE, SSE2, SSE3, SSSE3, SSE4, SSE4.1, SSE4.2, AVX, AVX2, FMA3, AVX-VNNI
Raptor_Lake
Pseudorandom number generator file in Unix-like operating systems
phase timing jitter, hardware interrupt (timing assumed) are used. RDSEED/RDRAND is used on Intel-based Macs that support it. Seed (entropy) data is also
/dev/random
Microprocessor family released in 2016
Instruction set x86-64 Instructions x86-64 Extensions MMX, AES-NI, CLMUL, FMA3, RDRAND SSE, SSE2, SSE3, SSSE3, SSE4, SSE4.1, SSE4.2 AVX, AVX2, TXT, TSX, SGX VT-x
Kaby_Lake
Pseudorandom number generator
approximately twenty times faster than the hardware-implemented, processor-based RDRAND instruction set. However, the throughput is mediocre by modern standards
Mersenne_Twister
2024 Intel product line
Instructions x86, IA-32, x86-64 Extensions AES-NI, CLMUL, SM3, SM4, SHA, TXT, RDRAND, MMX, SSE, SSE2, SSE3, SSSE3, SSE4, SSE4.1, SSE4.2, AVX, AVX2, FMA3, AVX-VNNI
Arrow_Lake_(microprocessor)
CPU microarchitecture used in Intel SoCs
instruction set Supports Intel AESNI and PCLMUL instructions Supports Intel RDRAND and RDSEED instructions Supports Intel SHA extensions Supports Intel MPX
Goldmont
Intel processor family released in 2019
SSE2, SSE3, SSSE3, SSE4, SSE4.1, SSE4.2, AVX, AVX2, FMA3, AES-NI, CLMUL, RDRAND TXT, SGX, VT-x, VT-d Products, models, variants Product code name CML Brand name
Comet_Lake
CPU microarchitecture by Intel
Skylake Instruction set x86-16, IA-32, x86-64 Extensions AES-NI, CLMUL, RDRAND, MPX, TXT, SGX MMX, SSE, SSE2, SSE3, SSSE3, SSE4, SSE4.1, SSE4.2, ADX AVX
Skylake_(microarchitecture)
Extension to the x86 instruction set
PadLock (2003) AES-NI (2008); ARMv8 also has AES instructions CLMUL (2010) RDRAND (2012) SHA (2013) MPX (2015) SGX (2015) TDX (2021) Transactional memory
CLMUL_instruction_set
Code name of a decryption program run by the NSA
News (2013-09-10). "Torvalds shoots down call to yank 'backdoored' Intel RdRand in Linux crypto". The Register. Tim Bray, Google Identity Team (July 2013)
Bullrun_(decryption_program)
Line of discontinued microprocessors made by Intel
Windows XP and Vista. All Celerons of this generation added AES-NI and RDRAND instruction set. Similar to the Mendocino (Celeron-A): 250 nm, 32 KB L1
Celeron
Type of standardized secure cryptoprocessors
stupid fTPM hwrnd thing." He said the CPU-based random number generation, rdrand, was equally suitable, despite having its share of bugs. In 2010, Christopher
Trusted_Platform_Module
Intel microprocessor series released in 2023
E-cores) Instruction set x86-64 Instructions x86-64 Extensions AES-NI, CLMUL, RDRAND, MMX, SSE, SSE2, SSE3, SSSE3, SSE4, SSE4.1, SSE4.2, AVX, AVX2, FMA3, AVX-VNNI
Meteor_Lake
Line of Intel server and workstation processors
1, SSE4.2, AVX, AVX2, FMA3, AVX-512, AVX-VNNI, AMX, TSX, AES-NI, CLMUL, RDRAND Extensions SGX, SHA, TXT, VT-x, VT-d Products, models, variants Brand name
Xeon
Intel processor microarchitecture
Haswell Instruction set x86-16, IA-32, x86-64 Extensions AES-NI, CLMUL, RDRAND, TXT MMX, SSE, SSE2, SSE3, SSSE3, SSE4, SSE4.1, SSE4.2, FMA3, AVX, AVX2
Haswell_(microarchitecture)
Umbrella marketing term by Intel
Protection Technology Intel Identity Protection technology Intel Secure key (RDRAND) Intel Anti-Theft Technology Intel Boot Guard Intel OS Guard Intel Active
Intel_vPro
Microprocessor brand name by Intel
IA-32, x86-64 (not for the N2xx and Z5xx series) Extensions AES-NI, CLMUL, RDRAND, SHA, TXT MMX, SSE, SSE2, SSE3, SSSE3, SSE4, SSE4.1, SSE4.2 AVX, AVX2, FMA3
Intel_Atom
Intel microprocessor, released in 2023
AVX, AVX2, FMA3, AVX-512, AVX-VNNI, TSX, AMX Extensions AES-NI, CLMUL, RDRAND, SHA, TXT, VT-x, VT-d Products, models, variants Product code name EMR Model
Emerald_Rapids
AMD brand of server microprocessors
(with Zen 4 and later), FMA3, CVT16/F16C, ABM, BMI1, BMI2, AES, CLMUL, RDRAND, SHA, SME, AMD-V, AMD-Vi Products, models, variants Core names Naples Rome
Epyc
Intel processor family (launched in 2019)
SSE4, SSE4.1, SSE4.2, AVX, AVX2, FMA3, AVX-512, Extensions AES-NI, CLMUL, RDRAND, MPX, TXT, TSX, VT-x, VT-d Products, models, variants Product code name
Cascade_Lake
Proposed extension to x86-64 instruction set architecture
PadLock (2003) AES-NI (2008); ARMv8 also has AES instructions CLMUL (2010) RDRAND (2012) SHA (2013) MPX (2015) SGX (2015) TDX (2021) Transactional memory
Advanced Synchronization Facility
Advanced_Synchronization_Facility
List of x86 microprocessor instructions
many/most x86 CPUs, while others are specific to a narrow range of CPUs. CLMUL RDRAND Advanced Vector Extensions 2 AVX-512 x86 Bit manipulation instruction set
List_of_x86_instructions
Intel processor family
Instruction set x86-64 Instructions x86-64, Intel 64 Extensions MMX, AES-NI, CLMUL, RDRAND, FMA3, SSE, SSE2, SSE3, SSSE3, SSE4, SSE4.1, SSE4.2, AVX, AVX2, AVX-512
Cannon_Lake_(microprocessor)
Architectural instruction
PadLock (2003) AES-NI (2008); ARMv8 also has AES instructions CLMUL (2010) RDRAND (2012) SHA (2013) MPX (2015) SGX (2015) TDX (2021) Transactional memory
F16C
Series of microprocessors by AMD
—N/a v2 v1 v2 BMI1, AES-NI, CLMUL, and F16C —N/a MOVBE —N/a AVIC, BMI2, RDRAND, and MWAITX/MONITORX —N/a SME, TSME, ADX, SHA, RDSEED, SMAP, SMEP, XSAVEC
AMD_APU
Instruction for x86 microprocessors
instructions to/from FP16 format 29 30 ia64 IA64 processor emulating x86 rdrnd RDRAND (on-chip random number generator) feature 30 31 pbe Pending Break Enable
CPUID
Extension to the x86 instruction set
AES instruction set Block cipher mode of operation Intel SHA extensions RDRAND "VIA PadLock Programming Guide". August 4, 2005. Archived from the original
VIA_PadLock
"integer performance is essentially identical, however the floating point and RDRAND and RDSEED instructions' performance has been reduced" from the equivalent
AMD–Chinese_joint_venture
American electronics company
followed up with specifications AES-NI, Intel SHA extensions in 2013, and RDRAND in 2015.[citation needed] Because memory performance is the limiting factor
Centaur_Technology
CPU microarchitecture by Intel
SSSE3, SSE4, SSE4.1, SSE4.2, AVX, AVX2, FMA3, AVX-VNNI, AES-NI, CLMUL, RDRAND, SHA, TXT, VT-d, VT-x Products, models, variants Product code names Alder
Gracemont_(microarchitecture)
Intel microprocessor, released in 2023
1, SSE4.2, AVX, AVX2, FMA3, AVX-512, AVX-VNNI, TSX, AMX, AES-NI, CLMUL, RDRAND, UINTR Extensions SHA, TXT, VT-x, VT-d, DSA, QAT, DLB, IAA Products, models
Sapphire_Rapids
Chinese semiconductor chip manufacturer
KH-30000 (server) 2019 16 nm 8 (up to) 3 GHz (up to) DDR4 PCIe 3.0 RDSEED, RDRAND, SHA, UMIP supported SoC Manufactured by TSMC Lujiazui KX-6000G (consumer)
Zhaoxin
Fifth generation of Intel Core processors
SSE3, SSSE3, SSE4, SSE4.1, SSE4.2, AVX, AVX2, TSX, FMA3 AES-NI, CLMUL, RDRAND, TXT VT-x, VT-d Products, models, variants Product code name Rockwell Brand name
Broadwell_(microarchitecture)
Intel microprocessor, released in 2018
Instruction set x86-16, IA-32, x86-64 Extensions MMX, AES-NI, CLMUL, FMA3, RDRAND SSE, SSE2, SSE3, SSSE3, SSE4, SSE4.1, SSE4.2 AVX, AVX2, TXT, TSX, SGX VT-x
Whiskey_Lake
Intel microprocessor family, released in 2020
1, SSE4.2, AVX, AVX2, FMA3, AVX-512, bfloat16 Extensions AES-NI, CLMUL, RDRAND, TXT, FSGSBASE, MOVBE, F16C, BMI, BMI2, RDSEED, ADCX, PREFETCHW, CLFLUSHOPT
Cooper_Lake_(microprocessor)
CPU microarchitecture by Intel
10 nm SuperFin (10SF) Instruction set x86-64 Extensions AES-NI, CLMUL, RDRAND, SHA, TXT, MMX, SSE, SSE2, SSE3, SSSE3, SSE4, SSE4.1, SSE4.2, AVX, AVX2
Willow_Cove
CPU socket for laptop AMD CPUs
—N/a v2 v1 v2 BMI1, AES-NI, CLMUL, and F16C —N/a MOVBE —N/a AVIC, BMI2, RDRAND, and MWAITX/MONITORX —N/a SME, TSME, ADX, SHA, RDSEED, SMAP, SMEP, XSAVEC
Socket_FM2+
Intel microprocessor family
(E-cores) Instruction set x86 Instructions x86-64 Extensions AES-NI, CLMUL, RDRAND, SHA, TXT, MMX, SSE, SSE2, SSE3, SSSE3, SSE4, SSE4.1, SSE4.2, AVX, AVX2
Alder_Lake
Cryptographic algorithm for random number generation
procedure provides the seed from seed files, external entropy, TPM randomness, RDRAND/RDSEED instructions, ACPI-OEM0 table, UEFI entropy, and the current time
CryptGenRandom
C++ software library
number generators LCG, KDF2, Blum Blum Shub, ANSI X9.17, Mersenne Twister, RDRAND and RDSEED High speed stream ciphers ChaCha8/12/20, ChaCha20 (IETF version)
Crypto++
x87) SIMD (MMX, SSE, AVX, FMA, AMX) Virtualization (VT-x, AMD-V, TDX) Cryptographic (e.g. RDRAND, AES-NI) Discontinued (e.g. 3DNow!, MPX, XOP) v t e
List_of_x86_SIMD_instructions
Intel CPU microarchitecture launched in 2019
10 nm FinFET process Instruction set x86, x86-64 Extensions AES-NI, CLMUL, RDRAND, SHA, TXT, SGX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4, SSE4.1, SSE4.2, AVX,
Sunny Cove (microarchitecture)
Sunny_Cove_(microarchitecture)
Microarchitecture by AMD
—N/a v2 v1 v2 BMI1, AES-NI, CLMUL, and F16C —N/a MOVBE —N/a AVIC, BMI2, RDRAND, and MWAITX/MONITORX —N/a SME, TSME, ADX, SHA, RDSEED, SMAP, SMEP, XSAVEC
Steamroller (microarchitecture)
Steamroller_(microarchitecture)
AMD's dedicated video decoding ASIC
—N/a v2 v1 v2 BMI1, AES-NI, CLMUL, and F16C —N/a MOVBE —N/a AVIC, BMI2, RDRAND, and MWAITX/MONITORX —N/a SME, TSME, ADX, SHA, RDSEED, SMAP, SMEP, XSAVEC
Unified_Video_Decoder
CPU microarchitecture
x86-64 Extensions MMX, SSE, SSE2, SSE3, SSSE3, SSE4, SSE4.1, SSE4.2 AES-NI, RDRAND, CLMUL, SHA VT-x, VT-d Products, models, variants Model Pentium Celeron
Tremont_(microarchitecture)
PadLock (2003) AES-NI (2008); ARMv8 also has AES instructions CLMUL (2010) RDRAND (2012) SHA (2013) MPX (2015) SGX (2015) TDX (2021) Transactional memory
SSE5
Computer instruction set introduced by AMD in 2009
PadLock (2003) AES-NI (2008); ARMv8 also has AES instructions CLMUL (2010) RDRAND (2012) SHA (2013) MPX (2015) SGX (2015) TDX (2021) Transactional memory
XOP_instruction_set
Extension to the x86 instruction set
PadLock (2003) AES-NI (2008); ARMv8 also has AES instructions CLMUL (2010) RDRAND (2012) SHA (2013) MPX (2015) SGX (2015) TDX (2021) Transactional memory
FMA_instruction_set
AMD hardware accelerator for encoding MP4 H.264 videos, built into AMD GPU's
—N/a v2 v1 v2 BMI1, AES-NI, CLMUL, and F16C —N/a MOVBE —N/a AVIC, BMI2, RDRAND, and MWAITX/MONITORX —N/a SME, TSME, ADX, SHA, RDSEED, SMAP, SMEP, XSAVEC
Video_Coding_Engine
CPU socket for AMD CPUs
—N/a v2 v1 v2 BMI1, AES-NI, CLMUL, and F16C —N/a MOVBE —N/a AVIC, BMI2, RDRAND, and MWAITX/MONITORX —N/a SME, TSME, ADX, SHA, RDSEED, SMAP, SMEP, XSAVEC
Socket_FM2
Computing system
—N/a v2 v1 v2 BMI1, AES-NI, CLMUL, and F16C —N/a MOVBE —N/a AVIC, BMI2, RDRAND, and MWAITX/MONITORX —N/a SME, TSME, ADX, SHA, RDSEED, SMAP, SMEP, XSAVEC
Heterogeneous System Architecture
Heterogeneous_System_Architecture
CPU socket for AMD CPUs
—N/a v2 v1 v2 BMI1, AES-NI, CLMUL, and F16C —N/a MOVBE —N/a AVIC, BMI2, RDRAND, and MWAITX/MONITORX —N/a SME, TSME, ADX, SHA, RDSEED, SMAP, SMEP, XSAVEC
Socket_FT1
x87) SIMD (MMX, SSE, AVX, FMA, AMX) Virtualization (VT-x, AMD-V, TDX) Cryptographic (e.g. RDRAND, AES-NI) Discontinued (e.g. 3DNow!, MPX, XOP) v t e
List of x86 virtualization instructions
List_of_x86_virtualization_instructions
Microarchitecture from Intel
x86-64 Extensions MMX, SSE, SSE2, SSE3, SSSE3, SSE4, SSE4.1, SSE4.2 AES-NI, RDRAND, CLMUL VT-x Products, models, variants Brand names Atom Celeron Pentium
Silvermont
x87) SIMD (MMX, SSE, AVX, FMA, AMX) Virtualization (VT-x, AMD-V, TDX) Cryptographic (e.g. RDRAND, AES-NI) Discontinued (e.g. 3DNow!, MPX, XOP) v t e
List of discontinued x86 instructions
List_of_discontinued_x86_instructions
CPU socket for laptop AMD CPUs
—N/a v2 v1 v2 BMI1, AES-NI, CLMUL, and F16C —N/a MOVBE —N/a AVIC, BMI2, RDRAND, and MWAITX/MONITORX —N/a SME, TSME, ADX, SHA, RDSEED, SMAP, SMEP, XSAVEC
Socket_FP3
Topics referred to by the same term
(instruction), code name for Intel's hardware random number generator and for the RdRand instruction it feeds Bull Mountain, a novel by the American Brian Panowich
Bull_Mountain
CPU socket for AMD CPUs
—N/a v2 v1 v2 BMI1, AES-NI, CLMUL, and F16C —N/a MOVBE —N/a AVIC, BMI2, RDRAND, and MWAITX/MONITORX —N/a SME, TSME, ADX, SHA, RDSEED, SMAP, SMEP, XSAVEC
Socket_FM1
X86 assembler
supplement MOVD. Remaining instructions added in 2.16. Random Number Generator: RDRAND, RDSEED added in 2.13. half-precision conversions: F16C (VCVTPH2PS, VCVTPS2PH)
Open_Watcom_Assembler
CPU socket for laptop AMD CPUs
—N/a v2 v1 v2 BMI1, AES-NI, CLMUL, and F16C —N/a MOVBE —N/a AVIC, BMI2, RDRAND, and MWAITX/MONITORX —N/a SME, TSME, ADX, SHA, RDSEED, SMAP, SMEP, XSAVEC
Socket_FT3
Brand name by AMD
—N/a v2 v1 v2 BMI1, AES-NI, CLMUL, and F16C —N/a MOVBE —N/a AVIC, BMI2, RDRAND, and MWAITX/MONITORX —N/a SME, TSME, ADX, SHA, RDSEED, SMAP, SMEP, XSAVEC
AMD_PowerPlay
Brand of AMD video card products
—N/a v2 v1 v2 BMI1, AES-NI, CLMUL, and F16C —N/a MOVBE —N/a AVIC, BMI2, RDRAND, and MWAITX/MONITORX —N/a SME, TSME, ADX, SHA, RDSEED, SMAP, SMEP, XSAVEC
AMD_Eyefinity
CPU socket for laptop AMD CPUs
—N/a v2 v1 v2 BMI1, AES-NI, CLMUL, and F16C —N/a MOVBE —N/a AVIC, BMI2, RDRAND, and MWAITX/MONITORX —N/a SME, TSME, ADX, SHA, RDSEED, SMAP, SMEP, XSAVEC
Socket_FS1
CPU socket for laptop AMD CPUs
—N/a v2 v1 v2 BMI1, AES-NI, CLMUL, and F16C —N/a MOVBE —N/a AVIC, BMI2, RDRAND, and MWAITX/MONITORX —N/a SME, TSME, ADX, SHA, RDSEED, SMAP, SMEP, XSAVEC
Socket_FP2
RDRAND
RDRAND
RDRAND
RDRAND
Boy/Male
American, Australian, Chinese, Christian, German, Latin, Swedish
Belonging to God; Of the Lord
Male
Russian
(Роман) Russian name derived from Latin Romanus, ROMAN means "Roman." Compare with other forms of Roman.
Boy/Male
Indian
Arjunas son, Heroic, With self respect
Boy/Male
Hindu
Red, The suns red light, First rays of the Sun
Girl/Female
Hindu
God is gracious
Surname or Lastname
English
English : variant of Leavey.
Female
Finnish
Feminine form of Finnish Fredriik, FREDRIIKA means "peaceful ruler."
Girl/Female
German, Gujarati, Hindu, Indian, Kannada, Malayalam, Marathi, Oriya, Punjabi, Sikh, Tamil, Telugu
A Girl with a Lovely Hair
Surname or Lastname
English
English : from Old French dragie, dragé ‘mixture of grains sown together’, hence probably an metonymic occupational name for a farmer or a grain merchant.
Boy/Male
Tamil
Mullinti | à®®à¯à®²à¯à®²à¯€à®¨à¯à®¤à¯€
Lord Shiva
RDRAND
RDRAND
RDRAND
RDRAND
RDRAND